Engineer, Senior Asic Design jobs - San Jose, CA
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
|
Featured Job Postings from the Web
|
|||
| May 14 | Sr. Firmware Engineer - ASIC / FPGA | Emulex | San Jose, CA |
|
The Firmware Engineer who is excited by the prospect of building the next generation of ... Here, everybody counts. As a Firmware Engineer working at our office in San Jose or... more |
|||
| Apr 23 | Sr. Member of Technical Staff | Cadence Design Systems | San Jose, CA |
|
include logic design and verification for ASIC and FPGA, board/system design and ... (MS-EE/CE 2+ preferred) in ASIC/FPGA/PCB Design/Verification. Must be proficient in... more |
|||
| Apr 17 | ASIC Verification Design Consultant | Silverlink Technologies | San Jose, CA |
|
We have an urgent requirement for ASIC Verification Design Consultant ; please ... Position: ASIC Verification Design Consultant Duration: 6 Months / Full Time Location: San... more |
|||
| Feb 15 | Sr Design Engineer , Physical Design | Cadence Design Systems | San Jose, CA |
|
design and verification. Experienced with ASIC design flow, hierarchical physical ... Solid knowledge on LP Design, DFT, static timing analysis, EM/IR-Drop/crosstalk analysis,... more |
|||
|
More Job Postings from the Web
|
|||
| May 28 | Sr. ASIC Design Engineer - We just received in excess of $20MM | Cybercoders | Cupertino, CA |
|
is currently looking for a worldclass Sr ASIC Design Engineer with knowledge in any ... opportunity So if you are a Sr ASIC Design Engineer with experience please apply... more |
|||
| May 28 | ASIC Physical Design Engineer | Artisan | San Jose, CA |
|
cell synthesis, place and route team, the Senior Design Engineers position is to ... Synopsys Design Compiler/IC Compiler, Cadence EDI or Magma Talus... more |
|||
| May 23 | Senior ASIC Design Engineer | Seamicro | Sunnyvale, CA |
|
eaMicro is looking for an experienced Senior ASIC Designer to architect and implement ... next generation SeaMicro Fabric ASIC Own RTL design for portions of the chip, contribute... more |
|||
| May 22 | Junior and Senior - ASIC Design Engineer | Link A Media Devices | Santa Clara, CA |
|
architecture definition design specification design flow development logic design and ... processing SAS SATA PCIe DDR Senior ASIC Design Engineers Job description The... more |
|||
| May 16 | Engineer, Senior ASIC Design | Santa Clara, CA | |
|
Candidate will be responsible for design, integration and verification of ... Proficiency in Verilog based Digital Design and simulation tools. Knowledge of... more |
|||
| May 15 | Engineer, Senior ASIC Design Verification | Marvell Technology Group | Santa Clara, CA |
|
The candidate will join the wireless verification team and be responsible for the thorough verification of our next generation wireless chips. He/she will be responsible for... more |
|||
| May 15 | Sr ASIC Design Engineer | AMD | Sunnyvale, CA |
|
superior employees. Title: Sr. ASIC Design Engineer Location: Sunnyvale, USA ... of the ASIC Design Verification Team, ASIC Design Team and the Software Driver... more |
|||
| May 11 | Senior ASIC Design Engineer -Frontend FSA - Sunnyvale | Fujitsu | San Jose, CA |
|
and semiconductors. We are seeking a Senior ASIC Design Engineer for our Sunnyvale location. The Sr. ASIC Design Engineer will work in ... Experience in ASIC/COT design flow... more |
|||
| May 11 | SENIOR SOC ASIC DESIGN ENGINEER | NVIDIA | Santa Clara, CA |
|
SENIOR SOC ASIC DESIGN ENGINEER #1461284 The NVIDIA System-On-Chip (SOC) group is looking ... engineer with extensive experience in RTL design and verification. The ideal candidate... more |
|||
| May 09 | Senior ASIC Design Engineer -Frontend FSA | Fujitsu | Sunnyvale, CA |
|
Title: Senior ASIC Design Engineer -Frontend FSA - Sunnyvale, CA Location: CA-Sunnyvale ... and semiconductors. We are seeking a Senior ASIC Design Engineer for our Sunnyvale... more |
|||
| May 09 | Sr. ASIC/IP Design Engineer | Apple | Cupertino, CA |
|
ASIC/IP Design Engineer Responsibilities ---------------------- Will be responsible for vi ... Industry exposure to and knowledge of ASIC/FPGA design methodology Excellent collaborate s... more |
|||
| May 08 | Sr. ASIC Design Engineer | Synaptics | Santa Clara, CA |
|
for a hands-on, team oriented, Design Engineer with strong digital design ... architecture, specification and logic design and simulation of RTL code... more |
|||
| Apr 03 | ASIC Physical Design Engineer, Sr. MTS | Altera | San Jose, CA |
|
As a Senior MTS, ASIC Physical Design Engineer, you will be expected to have a strong ... * In depth, hands on experience on ASIC backend design implementation from... more |
|||
| Mar 23 | Senior ASIC Design Engineer | Infinera | Sunnyvale, CA |
|
preferred. * 5+ years of experience in ASIC Design. * Participation in at least 1 full ... and experience in RTL/Synthesis based ASIC design methodology and tools * Good in... more |
|||
| Mar 23 | Senior ASIC/VLSI design Engineer (frontend) | Cross Creek Systems | Campbell, CA |
|
ASIC, software/firmware, system/board) ... etc. Requirements: 8+ years of ASIC design and verification experience Proven experience at various stages in the life-cycle of... more |
|||
| Mar 21 | Senior ASIC Design Engineer | KP Recruiting Group | Sunnyvale, CA |
|
Brief Description Key member of ASIC design group. Expected to do module level ... blocks and other responsibilities of ASIC design and lab validation Description... more |
|||
| Mar 21 | Senior Staff Engineer, SSD ASIC Design | Western Digital | San Jose, CA |
|
Defines and documents modules interfaces/formats for design and simulation ... require creative technical analysis and design recommendations for cost effective... more |
|||
| Mar 01 | A Senior ASIC Design Lead Position | Terran Systems | San Jose, CA |
|
We have an immediate opening for a senior ASIC engineer to lead the flow developments for ... working experience noted above. ASIC, TOOLS, IC, IC DESIGN, ASIC LEAD, ASIC... more |
|||
| Jan 12 | Engineer, Senior Staff ASIC Design | Marvell Technology Group | Santa Clara, CA |
|
Design ASICs for the Marvell Link Street family of integrated networking devices. These ... desktop switching market. Microarchitect and design complex, reusable IP blocks for... more |
|||
| Nov 30 | Senior Staff Engineer, SSD ASIC Development | 63241028000000 Ssd Eng | San Jose, CA |
|
S EE, Computer Engineering or related technical field - 10 + years experience with SoC methodologies, Verilog or VHDL coding knowledge, design and verification skills,... more |
|||
| Nov 09 | Sr ASIC design Engineer | Idhasoft | Santa Clara, CA |
|
Sr ASIC design Engineer - Santa Clara , CA inSanta Clara , CA Daily Responsibilities: ASIC ... validation Necessary Skills (Must Have): ASIC physical design (aka "back end design")... more |
|||
Jobs by 
